

Citation for published version:

Xiaofeng He, et al., "A 14-mW PLL-less receiver in 0.18- μ m CMOS for Chinese electronic toll collection standard", *IEEE Transactions on Circuits and Systems II: Express Briefs*, Vol. 61(10): 763-767, August 2014.

DOI:

[0.1109/TCSII.2014.2345303](https://doi.org/10.1109/TCSII.2014.2345303)

Document Version:

This is the Accepted Manuscript version.

The version in the University of Hertfordshire Research Archive may differ from the final published version. **Users should always cite the published version of record.**

Copyright and Reuse:

©2014 IEEE.

This Manuscript version is distributed under the terms of the Creative Commons Attribution licence (<http://creativecommons.org/licenses/by/4.0/>), which permits unrestricted re-use, distribution, and reproduction in any medium, provided the original work is properly cited.

Enquiries

If you believe this document infringes copyright, please contact the Research & Scholarly Communications Team at rsc@herts.ac.uk

A 14mW PLL-Less Receiver in 0.18 μ m CMOS for Chinese Electronic Toll Collection Standard

Xiaofeng He, Xi Zhu, Lian Duan, Yichuang Sun, *Senior Member, IEEE* and Chengyan Ma

Abstract—Design of a 14mW PLL-less receiver for the Chinese electronic toll collection (ETC) system in a standard 0.18 μ m CMOS process is presented in this paper. Since the previously published work was mainly based on vehicle-powered systems, low power consumption is not the primary goal of such a system. In contrast, the presented system is designed for a battery-powered system. Utilizing the presented receiver architecture, the entire receiver only consumes 7.8 mA at the supply voltage of 1.8 V, which indicates a power saving of at least 38% compared with other state-of-the-art designs for the same application. To verify the performance, BER is measured to be better than 10^{-6} , which well satisfies the Chinese ETC standard. Moreover, the sensitivity of the designed receiver can be re-adjusted to -50dBm, which is required by the standard.

Index Terms—ASK demodulator, electronic toll collection (ETC) and intelligent transportation system (ITS).

I. INTRODUCTION

THE electronic toll collection (ETC) system utilizing dedicated short-range communication (DSRC) at 5.8 GHz has drawn extensive attention during the past decade. Several solutions complying either with the Japanese/Korean or with the Chinese ETC standards have been presented in the literature [1-6]. The main aim of the ETC system is to exchange information between the roadside units (RSUs) and the on-board units (OBUs). In general, the RSU and the OBU are installed at the toll station and the vehicle, respectively. Both the Japanese/Korean and Chinese standards support amplitude shift key (ASK) modulation, but the required data rates are different. Since the system designed for the Japanese/Korean standard is powered by the vehicle, the primary aim is to achieve a high data rate, such as 1024 kbps and 4096 kbps with sensitivity of -60 dBm, depending on whether ASK or QPSK modulation is utilized. In contrast, the Chinese standard requires the system to be powered by a

battery. Although a data rate of 256 kbps with -50 dBm sensitivity is sufficient [7] to meet the standard, the requirement of low power consumption becomes one of the critical issues, compared with previously published work in [1-5]. The trade-offs between power consumption, sensitivity and data rate need to be carefully justified, such that the best solution in terms of a figure-of-merit (FoM) for the Chinese ETC system can be achieved. In [6], a low-power receiver has been presented in a 0.13 μ m CMOS process for the Chinese ETC standard. **Moreover, in [8], although an ultra lower power ASK demodulator is presented, but the sensitivity of the demodulator does not meet the requirement.** To effectively trade-off the power consumption and sensitivity, we propose a PLL-less receiver architecture, which is fabricated in a 0.18 μ m CMOS process. Comparing with the work in [6], the measured results show that the receiver can achieve similar performance in terms of data rate and sensitivity with a power saving of at least 38%.

This paper is organized as follows. Section II briefly describes the design considerations and motivations for a low-power and low-data-rate receiver. The system specifications of the designed receiver are presented in Section III. In Section IV, the system architecture and circuit implementation are given. The measured results are presented in Section V, and Section VI concludes this work.

II. DESIGN CONSIDERATIONS AND MOTIVATIONS FOR LOW-POWER AND LOW DATA RATE RECEIVER

IEEE 802.15.4 is an IEEE standard for low-data-rate wireless personal-area networks (LR-WPANs), which has been established for low-power short-range wireless connectivity among portable devices, in particular at 2.4 GHz. Several approaches (such as a system approach and an operation approach) have been presented in [9-13]. **Moreover, a few state-of-the-art wake-up receivers are reported in the literature, which may also be considered for the solutions of such application [14-16].** In this design, we focus on a system approach to achieve the goal of low power. As the data-rate requirement of IEEE 802.15.4 standard is similar to the Chinese ETC standard, we utilize the power consumption breakdown method as a case study to investigate how to effectively reduce the power consumption of our receiver. The typical power consumed by an IEEE 802.15.4 transceiver implemented in a 0.18 μ m CMOS process is in the range of 18 mW to 32 mW while the transceiver is operated in its receive mode [9-13]. The overall power consumption of the RF front-

Manuscript received November 24, 2013; revised March 02, 2014. This work was supported in part by National High Technology Research and Development Program of China No. 2009AA011601.

X. F. He is with School of Electrical and Electronic Engineering, Nanyang Technological University, Singapore, 639798

X. Zhu is with Faculty of Science, Department of Engineering, Macquarie University, Sydney, Australia, 2109.

L. Duan and C. Y. Ma are with Institute of Microelectronics, Chinese Academy of Science, IMCAS, China, 310053.

Y. Sun is with School of Engineering and Technology, University of Hertfordshire, Hatfield, AL10 9AB, UK.

incoming signal at the RF front-end. During the initialization, the VC_Digital generates “1111” so that the highest gain is provided by the LNA and active balun. Then, based on the sensitivity requirement of the receiver, the VC_Analog can be accordingly adjusted by the FPGA. Once 10 consecutive logic-low signals are detected at the Vout2, the VC_Analog will be fixed and not be adjusted any more until the reset is enabled. Since the targeted sensitivity is -70 dBm, which is 20 dB better than the required specification, the sensitivity of the receiver can always be re-adjusted back to the required level through the control of VC_Analog during the initialization.

A. Low-noise amplifier (LNA) & active balun

As illustrated in Fig. 2, a cascode LNA is adopted at the first stage, which is designed to have a fixed gain of 10 dB and a P1dB of -15 dBm. The source inductor, L_s , is implemented by several parallel-connected bond wires while the gate inductor, L_g , is implemented by an off-chip inductor. In the second stage, two common-source (CS) amplifiers are used to form a balun, such that differential signals are generated. Each of M_3 and M_4 consists of four identical transistors, which are connected in parallel and controlled by the switches. As a result, balun also acts like a variable-gain amplifier (VGA). In the third stage, a cross-coupled-capacitors common-gate amplifier is utilized to enhance the gain without consuming any extra power [17].




Fig. 2. Simplified schematic of the LNA and S2D VGA.

B. RF Peak Detector (RFPD)

In the absence of a PLL and down-conversion mixer, the frequency down-conversion is performed by the RFPD. The conventional RFPD is based on source followers as shown in Fig. 3(a).




Fig. 3. Simplified schematic of the RF peak detector: (a) the conventional peak detector and (b) the RFPD used for the proposed receiver.

One of the major concerns of using source followers is that

the circuit does not have any amplification capability. The input signal is inherently attenuated. Thus, it leads to a poor BER and degrades the sensitivity. To overcome this issue, a more efficient approach is presented in Fig. 3(b). The CS transistors, M_1 and M_2 , are used to amplify as well as convert the voltage signal to the current domain. Then, the currents are copied through transistors $M_{3,4}$ to the output branch, in which the currents are converted back to the voltage domain.

C. Received Signal Strength Indicator (RSSI)

The structure of the designed RSSI is shown in Fig. 4, and is based on the successive-detection method [18]. As shown in Fig. 4, a RC network is utilized to filter out the high-frequency noise at the RSSI output. Moreover, the DC-offset voltage is extracted at the output of the limiting amplifier. Then the subtractor subtracts this DC-offset information ($V_{offset+}$, $V_{offset-}$) from the RSSI input signal (V_{in+} , V_{in-}).




Fig. 4. Block diagram of the RSSI.

The precision of the RSSI is mainly determined by the number of sections, i.e., the number of stages of the limiting amplifier. There is a trade-off between the error and power consumption of the RSSI. A higher number of sections leads to a smaller gain error with an increased power consumption. The more detailed analysis can be found in [19]. In this design, a total gain of 40 dB is required for the receiver; four stages are utilized with a voltage gain of 12 dB at each stage to balance the gain error and power consumption. As a result, the relative error in the RSSI is smaller than 1 dB, which is satisfactory in our application.

In Fig. 5, the schematic of the limiting amplifier is shown. The diode-connected transistors, M_6 and M_7 , are folded to ground as loads that parallel the input differential-pair transistors M_1 and M_2 .




Fig. 5. The circuit implementation of the limiting amplifier.

The voltage gain of the limiting amplifier is determined by

the bias current and the device ratios. Both ratios can be designed to be insensitive to P.V.T. variations. When the signal saturates, for example, the third stage of the amplifier chain, the detector after this stage sources no current, the detectors before this stage source saturation current, and the detector of the third stage sources a variable current according to the V-I curve of the detector. The total sourcing current and the resistor R_{out} determine the output RSSI voltage. The detailed circuit implementation of the detector can be found in [18]. Although a RC LPF can be used for the DC-offset cancellation, it occupies a relatively large die area. In order to reduce the die area, two PMOS transistors are biased at their sub-threshold region so that the equivalent resistance can be controlled through the tail bias current. A larger bias current will lead to a smaller equivalent resistance; the detailed implementation can be found in [20].

D. Peak Holder and Data Slicer

A comparator is used for the data slicer. The data slicer 1 is mainly used to convert the demodulated analogue signal to the digital domain. To do so, the demodulated ASK signal is compared with the output signal of the peak holder. If the demodulated signal voltage exceeds the output signal of the peak holder, the output goes to a logic-high; otherwise, the output goes to a logic-low. As discussed in the previous section, the sensitivity of the designed receiver is targeted to be -70 dBm rather than the required -50 dBm. Thus the sensitivity of the designed receiver needs to be re-adjusted back to the Chinese ETC standard defined level. To achieve this goal, the data slicer 2 is applied as is illustrated in Fig. 1. If the output signal strength of the RSSI is not stronger than VC_Analog , regardless what the output signal of the data slicer 1 is, the AND gate is always disabled. In this way, the sensitivity of the designed receiver can be effectively controlled. Tuning the value of VC_Analog can re-adjust the sensitivity of the receiver. Moreover, it is noted that this scheme can also be used to enhance the robustness of the receiver. By increasing the value of VC_Analog , the chance of getting false trigger due to any other interference can be reduced, such that a good BER is achievable.

V. MEASUREMENT RESULTS

To verify the performance, the designed receiver is fabricated in a standard 0.18 μ m single-poly six-metal CMOS process. Fig. 6 shows a microphotograph of the fabricated chip and the test benches of the system, respectively. To test the function of the receiver, a previously designed 5.8 GHz ETC transmitter [21] is connected to the receiver via an attenuator while the output of the receiver is connected to a FPGA board so that the BER of the receiver can be evaluated. Meanwhile, the FPGA also provides two control signals back to the receiver. Consequently, the AGC functions can be effectively controlled by $VC_Digital$ and VC_Analog . The measured demodulated signal at the receiver output is compared with the signal generated at the baseband of the transmitter, which are

shown in Fig. 7. In Fig. 8, the calculated BER is plotted as a function of the input power with different gain settings. The BER is always better than 10^{-6} , while the input power level varies from -50 dBm to -20 dBm. As the required BER is only 10^{-5} , it is believed that the over-design margin is enough to cover BER deterioration caused by device aging and P.V.T. variations. Consequently, the sensitivity of the presented receiver can always be adjusted to the level of -50 dBm by tuning VC_Analog as discussed in the previous section. The measurement also shows that the designed receiver only consumes 7.8 mA with a 1.8V power supply, which saves at least 38% power over the one presented in [6] for the same application. Further, in Fig. 9, the measured return loss of the receiver front end is given. As illustrated, the return loss of the receiver is better than -24 dB in the relevant frequency band. The comparison between state-of-the-art designs and this work are summarized in Table I.




Fig. 6. Test benches of the system with die microphotograph.




Fig. 7. The measured demodulated signal at the receiver and the signal generated at the baseband of the transmitter.




Fig. 8. The measured BER of the system with different gain settings.

TABLE I. COMPARISON OF THE STATE-OF-THE-ART DESIGNS AND THIS WORK

Reference	[1]	[2]	[3]	[4]	[5]	[6]	This work
Technology	SiGe BiCMOS	0.35 μ m SiGe BiCMOS	0.35 μ m SiGe BiCMOS	0.18 μ m CMOS	0.13 μ m CMOS	0.13 μ m CMOS	0.18μm CMOS
Sensitivity	N/A	N/A	N/A	-76dBm	-84dBm	-61dBm	-50dBm
BER	N/A	N/A	N/A	N/A	10 ⁻⁵	N/A	10⁻⁶
Power consumption	55mW/ 3V	65.1mA/ 3.3V	68mA/ 3.3V	52mA/ 1.8V	52mA/ 1.2V	19mA/ 1.2V	7.8mA/ 1.8V
Return loss	N/A	N/A	N/A	N/A	-14dB	N/A	-24dB




Fig. 9. The measured return loss of the receiver front end.

VI. CONCLUSION

The design of a 14mW PLL-less receiver for the Chinese ETC system has been presented in this paper. A novel system approach along with several design techniques has been utilized to reduce the power consumption of the designed receiver. To verify the performance, the designed receiver is fabricated in a 0.18 μ m CMOS process. The measurements show that the receiver only consumes 7.8 mA at the supply voltage of 1.8 V, which indicates a power saving of at least 38%, compared to a state-of-the-art design for the same application presented in [6]. Moreover, the calculated BER is better than 10⁻⁶ while the input power level varies from -50 dBm to -20 dBm, which is required by the Chinese ETC standard. The sensitivity of the receiver can also be adjusted from -70 dBm to -50 dBm by either generating the threshold voltage from a FPGA or manually tuning the threshold voltage. All in all, the designed receiver complies well with the Chinese ETC standard in terms of the sensitivity, BER and data rate. It therefore can be considered as one possible solution for the Chinese ETC system.

REFERENCES

- [1] T. Masuda, *et al.*, "Single-chip 5.8 GHz ETC transceiver IC with PLL and demodulation circuits using SiGe HBT/CMOS," in *Proc. IEEE Int. Solid-State Circuits Conf. Tech. Dig.*, pp. 74-75, Feb. 2002.
- [2] S. Shinjo, *et al.*, "5.8 GHz ETC SiGe-MMIC transceiver having improved PA-VCO isolation with thin silicon substrate," in *Proc. IEEE Microw. Theory Tech. Symp.* pp. 2039-2042, Jun. 2006.
- [3] S. Shinjo, *et al.*, "ASK and Pi/4-QPSK dual mode SiGe-MMIC transceiver for 5.8 GHz DSRC terminals having stabilized amplifier chain," in *Proc. IEEE Microw. Theory Symp.* pp. 1071-1074, Jun. 2008.
- [4] S. Shin, *et al.*, "0.18 μ m CMOS integrated chipset for 5.8 GHz DSRC systems with +10dBm output power," in *Proc. IEEE ISCAS*, pp. 1958-1961, May 2008.
- [5] K. Kwon, *et al.*, "A 5.8 GHz integrated CMOS dedicated short range communication transceiver for the Korea/Japan electronic toll collection system," *IEEE Trans. Microw. Theory Tech.*, vol. 58, no. 11, pp. 2751-2763, Nov. 2010.
- [6] J. Choi, K. Lee, S. O. Yun, S. G. Lee, and J. Ko, "An interference-aware 5.8GHz wake-up radio for ETCs," in *Proc. IEEE Int. Solid-State Circuits Conf. Tech. Dig.*, Feb. 2012, pp. 446-447.
- [7] The national specifications of P. R. China on ETC & DSRC, GB/T20851 2007.
- [8] S. Zhu, *et al.*, "A 5.8 GHz CMOS ASK demodulator for the China electronic toll collection system," in *Proc. IEEE ICMTCE*, pp. 264-266, May 2011.
- [9] W. Kluge, *et al.*, "A fully integrated 2.4 GHz IEEE 802.15.4 compliant transceiver for ZigBee applications," *IEEE J. Solid-State Circuits*, vol. 41, pp. 2767-2775, Dec. 2006.
- [10] I. Nam, *et al.*, "A 2.4-GHz low-power low-IF receiver and direct-conversion transmitter in 0.18 μ m CMOS for IEEE 802.15.4 WPAN applications," *IEEE Trans. Microw. Theory Tech.*, vol. 55, no. 4, pp. 682-689, Apr. 2007.
- [11] M. K. Raja, *et al.*, "A 18 mW Tx, 22 mW Rx transceiver for 2.45 GHz IEEE 802.15.4 WPAN in 0.18- μ m CMOS," in *Proc. IEEE Asian Solid-State Circuits Conf. Tech. Dig.*, Nov. 2010.
- [12] Y. -I. Kwon, *et al.*, "An ultra low-power CMOS transceiver using various low-power techniques for LR-WPAN applications," *IEEE Trans. Circuits Syst. I, Reg. Papers*, vol. 59, no. 2, pp. 324-336, Feb. 2012.
- [13] B. Zhao, *et al.*, "A Low-Power Fast-Settling Bond-Wire Frequency Synthesizer with a Dynamic-Bandwidth Scheme," *IEEE Trans. Circuits Syst. I, Reg. Papers*, vol. 60, no. 5, pp. 1188-1199, May. 2013.
- [14] C. Hambeck, *et al.*, "A 2.4 μ W wake-up receiver for wireless sensor nodes with -71dBm sensitivity," in *Proc. IEEE ISCAS*, pp. 534-537, May 2011.
- [15] K.-W. Cheng, X. Liu and M. Je, "A 2.4/5.8 GHz 10 μ W wake-up receiver with -65/-50 dBm sensitivity using direct active RF detection," in *Proc. IEEE Asian Solid-State Circuits Conf. Tech. Dig.*, Nov. 2012.
- [16] E. Nilsson and C. Svensson, "Ultra low power wake-up radio using envelop detector and transmission line voltage transformer," *IEEE J. Emerging and Selected Topics in Circuits and Systems*, vol. 3, no. 1, pp. 5-12, Mar. 2013.
- [17] W. Zhuo, *et al.*, "A capacitor cross-coupled common-gate low-noise amplifier," *IEEE Trans. Circuits Syst. II, Exp. Briefs*, vol. 52, No. 12, pp. 875-879, Dec. 2005.
- [18] P. C. Huang, Y. H. Chen, and C. K. Wang, "A 2-V 10.7-MHz CMOS limiting amplifier/RSSI," *IEEE J. Solid-State Circuits*, vol. 35, no. 9, pp. 1474-1480, Sep. 2000.
- [19] B. Zhao, *et al.*, "A Low-Power IF Circuit with 5 dB Minimum Input SNR for GFSK Low-IF Receivers," *IEICE Trans. Electronics* vol. E94-C no. 10, pp. 1680-1689, Jan. 2011.
- [20] A. Tajalli, Y. Leblebici and E. J. Brauer, "Implementing ultra-high-value floating tunable CMOS resistors," *IET Electronics Letters*, vol. 44, no. 5, pp. 349-350, Feb. 2008.
- [21] J. Shi, *et al.*, "A 5.8 GHz integrated CMOS transmitter for Chinese electronic toll collection system," in *Proc. IEEE ISCAS*, pp. 509-512, May 2013.