A Power-Aware Framework for Executing Streaming Programs on Networks-on-Chip
Author
Karavadara, Nilesh
Folie, Simon
Zolda, Michael
Nguyen, Vu Thien Nga
Kirner, Raimund
Attention
2299/18191
Abstract
Software developers are discovering that practices which have successfully served single-core platforms for decades do no longer work for multi-cores. Stream processing is a parallel execution model that is well-suited for architectures with multiple computational elements that are connected by a network. We propose a power-aware streaming execution layer for network-on-chip architectures that addresses the energy constraints of embedded devices. Our proof-of-concept implementation targets the Intel SCC processor, which connects 48 cores via a network-on- chip. We motivate our design decisions and describe the status of our implementation.