

A CMOS 100MHz CONTINUOUS-TIME SEVENTH ORDER 0.05° EQUIRIPPLE LINEAR PHASE LEAPFROG MULTIPLE LOOP FEEDBACK G_m -C FILTER

Hsiao Wei Su* and Yichuang Sun**

Department of Electronic, Communication and Electrical Engineering
Faculty of Engineering and Information Sciences
University of Hertfordshire, Hatfield, Herts, AL10 9AB, UK

* Tel: ++44 1707 285082, Fax: ++44 1707 284199, Email: h.w.1.su@herts.ac.uk

** Tel: ++44 1707 284196, Fax: ++44 1707 284199, Email: y.sun@herts.ac.uk

ABSTRACT

A novel 100MHz CMOS G_m -C seventh-order 0.05° equiripple linear phase low-pass multiple loop feedback (MLF) filter based on the Leapfrog (LF) topology is presented. The filter is implemented using a fully-differential linear, high performance operational transconductance amplifier (OTA) based on cross-coupled pairs. PSpice simulations in a standard TSMC 0.25 μ m CMOS process and with a single 5V power supply have shown that the cut-off frequency of the filter without and with gain boost ranges from 8-32MHz and 15-100MHz, respectively. With gain boost, total harmonic distortion (THD) for a differential input voltage V_{id} of 315mV_{pp} at 1MHz is less than -40dB, dynamic range at 1% THD is over 55dB, output noise with bandwidth 500MHz is only 300 μ V_{RMS}, and power consumption is 322mW.

1. INTRODUCTION

Modern communications and computer systems demand greatly for high performance continuous-time filters with attractive features. Filter designers confront challenges in designing filters with frequencies in VHF/GHz range, low power/low voltage, implementation using deep sub-micron technologies, simple efficient tuning techniques, and low sensitivity [1, 2]. For applications in computer hard disk drive systems, read channel filters should also have programmable gain and linear phase response to equalise data pulses and minimise pulse peak shift in time, respectively. And the amount of equalisation and the filter's group delay must be independent of each other. Most of the recent reported read channel filters are based on the well-known cascade method [3-6], however work has shown that cascade structures possess higher magnitude sensitivity than MLF filters [8, 9]. Filters based on simulation of passive LC ladders have low sensitivity, but they are not suitable for read channel applications, as they cannot realise real zeros. Recently, MLF OTA-C filters based on the inverse follow the leader feedback (IFLF) topology has been designed for read channel applications in hard disk drive systems [7]. However, no MLF OTA-C filter based on the LF

configuration for such applications have been found in the literature. It is of particular interest to explore LF based MLF filters as such topology offers better performances than the IFLF structure [9]. Thus, the paper investigates the design of a 100MHz read channel equiripple linear phase G_m -C filter based on MLF LF architecture. The proposed filter is capable of realising real zeros with input OTA network [10] for programmable gain boost.

The paper is organised into four sections. Section 2 presents the OTA used, and the filter structure and design. Filter simulation results are given in Section 3, and finally major conclusions are summarised in Section 4.

2. FILTER CIRCUIT DESIGN

2.1 Operational Transconductance Amplifier

The proposed fully-differential OTA (Figure 1) is based on two cross-coupled quad cells with a cascoded current-mirror output stage. The cross-coupled input differential pairs enhance the OTA transconductance g_m linearity and overcome the conflicts between tuning range and common mode input range as occurred in source-coupled pairs. To increase output voltage swing, current-mirrors are used in the output stage, which are cascoded to compensate for decrease in GBW product due to the use of the current-mirrors. Neglecting second-order effects, the differential output current I_{out} is given by

$$I_{out} = 2K_n V_b V_{id} = g_m V_{id} \quad (1)$$

where $K_n = 0.5\mu_n C_{ox}(W/L)_n$ is the N-type transconductance parameter, and μ_n , C_{ox} , W and L are the mobility, oxide capacitance per unit area, and channel width and length, respectively. V_b is the tuning voltage and $V_{id} = V_{in}^+ - V_{in}^-$ is the differential input voltage. $g_m = 2K_n V_b$ is the DC transconductance of the OTA, and its value is controlled by varying V_b . It is seen from (1) that the OTA exhibits a perfectly linear transconductance characteristic with the assumption made. For the filter design, a typically large g_m value of 2.5mS is used to achieve high-frequency operation of the filter.

observed in magnitude responses is mainly due to the parasitic output conductances of the OTA. The group delay response of the filter is shown in Figure 4. Using filter group delay ripple definition [4]

$$\text{Group delay ripple} = \frac{\text{Max}[\tau(f)] - \text{Min}[\tau(f)]}{\text{Max}[\tau(f)] + \text{Min}[\tau(f)]} \quad (5)$$

where Max and Min are the maximum and minimum values of the group delay $\tau(f)$, which are taken over a specified frequency range, and the values shown in Figure 4, the filter's group delay ripple for frequency $F_c/5 \leq f \leq 1.1F_c$ is calculated about 7%, which is slightly higher than the minimum read channel filter specification ($\leq 5\%$). This is mainly due to parasitic effects and g_m non-linearity of the unit OTA. Simulation with differential input voltage $V_{id} = V_{in} = 315\text{mV}_{pp}$ at 1MHz shows that THD is less than 1% when the tuning voltage $V_b = 0.8027\text{V}$ ($F_c = 100\text{MHz}$). All the simulations are conducted in a MOSIS TSMC $0.25\mu\text{m}$ CMOS process using a PSpice Level 7 model (BSIM3v3.1 model). Table 1 summarises the stimulated results obtained. Note the maximum differential input voltage $|V_{in}|_{\text{max}}$ in Table 1 is obtained by using its formula given in [13], that is

$$|V_{in}|_{\text{max}} = \min \left\{ \frac{V_{Tj}}{|H_j'(j\omega)|_{\text{max}}} : \text{for all related } j \right\} \quad (6)$$

where $H_j'(s)$ is the transfer function from the filter input to the differential input of the j th OTA, and V_{Tj} is the maximum linear differential input voltage of the j th OTA.




Figure 2. Seventh-order MLF LF G_m -C filter structure.




Figure 3. Stimulated magnitude response of the filter.
Thin: with boost, (a) $V_b = 0.3727\text{V}$, (b) = 0.7127V , (c) = 0.8027V
Thick: without boost, (d) = 0.3727V , (e) = 0.7377V , (f) = 1.1027V




Figure 4. Stimulated group delay response of the filter with $F_c = 100\text{MHz}$ and maximum boost.

Table 1. Summary of key filter performances stimulated with gain boost.

F_c range with gain boost	15 - 100MHz
F_c accuracy	$\pm 5\%$
Gain boost range at F_c	0 - 3dB
Boost accuracy	± 0.5 dB
Group delay ripple ($F_c/5 \leq f \leq 1.1 F_c$)	7%
THD ($V_{id} = 315mV_{pp}$ @ 1MHz input, $F_c = 100$ MHz, with boost)	< -40dB
DR (THD = 1%, with boost)	> 55dB
Output noise (BW = 500MHz, with boost)	$300\mu V_{RMS}$
Maximum output voltage swing (THD = 1%, $F_c = 100$ MHz, with boost)	$500mV_{pp}$
Maximum differential input voltage (with $V_{T1} = V_T$)	$0.34V_T$
Power consumption @ 5V	322mW

4. CONCLUSIONS

A 100MHz CMOS G_m -C seventh-order 0.05° equiripple linear phase low-pass filter based on the Leapfrog (LF) architecture has been presented. A linear single-stage OTA based on cross-coupled pairs with a typically large transconductance has been used. PSpice simulations in a standard $0.25\mu m$ CMOS process with a single 5V supply voltage have shown that the filter is suitable for hard disk drive read channel applications. In particular, it should be stressed that reasonable standard simulation results were obtained just with manual fine adjustments but without actual tuning. It should be noted that better results can be expected for a fully-balanced implementation of the proposed filter. This is due to the fact that fully-balanced filter structures [15] can achieve very high common-mode rejection ratio and reduce both the even-order harmonic distortion components and the effects of power supply noise. Although work [8, 9] has shown that MLF based OTA-C filters exhibit relatively high group delay sensitivity, however reasonable group delay ripple has been obtained for the LF filter with just simple adjustments of g_m values using only floating voltages and with predistortion of capacitor values. Of course further filter performance improvements (like group delay ripple reduced to the minimum requirement of $\leq 5\%$) should be achievable by inclusion of a practical automatic tuning circuit. In addition, OTAs with higher frequency performance are important for reducing filter excess phase shifts, and thus results in reduced group delay ripple. The filter power consumption can be reduced by either scaling down the width dimension of the input MOS devices of the proposed OTA, or modifying the existing OTA to accommodate for a power supply below 5V. Other high performance OTAs are also considered.

5. REFERENCES

- [1] Y. Sun, *Special Issue on High-frequency Integrated Analogue Filters*, IEE Proc.-Circuits Devices Syst., vol. 147, No. 1, Feb. 2000.
- [2] H. Thapar, S. S. Lee, C. Conroy, R. Contreras, A. Yeung, J. G. Chern, T. Pan, and S. M. Shih, "Hard disk drive read channels: technology and trends", IEEE Custom Integrated Circuits Conference, pp. 309-316, 1998.
- [3] I. Mehr and D. R. Welland, "A CMOS continuous-time G_m -C filter for PRML read channel applications at 150Mb/s and beyond", IEEE J. Solid-State Circuits, Vol. 32, No. 4, pp. 499-513, April 1997.
- [4] W. Dehaene, M. S. J. Steyaert, and W. Sansen, "A 50-MHz standard CMOS pulse equalizer for hard disk read channels", IEEE J. Solid-State Circuits, vol. 32, no. 7, pp. 977-988, July 1997.
- [5] N. Rao, V. Balan, and R. Contreras, "A 3V 10-100MHz continuous-time seventh-order 0.05° equiripple linear-phase filter", Proc. IEEE Int. Solid-State Circuits Conference, pp. 44-45, Feb. 1999.
- [6] A. Lopez-Martinez, R. Antonio-Chavez, and J. Silva-Martinez, "A 150MHz continuous-time seventh-order 0.05° equiripple linear phase filter with automatic tuning system", Proc. IEEE Int. Symp. Circuits Syst., pp. I-156-I-159, 2001.
- [7] D. H. Chiang and R. Schaumann, "A CMOS fully-balanced continuous-time IFLF filter design for read/write channels", Proc. IEEE Int. Symp. Circuits Syst., Vol. 1, pp. 167-170, May 1996.
- [8] D. H. Chiang and R. Schaumann, "Performance comparison of high-order IFLF and cascade analogue integrated lowpass filters", IEE Proc.-Circuits Devices Syst., vol. 147, No. 1, pp. 19-27, Feb. 2000.
- [9] H. W. Su, Y. Sun, and R. Gordon, "Performance analysis and comparison of high-frequency CMOS OTA-C filters", IEE Symposium on Analog Signal Processing", pp. 8/1-8/7, 1 Nov. 2000, Oxford, UK.
- [10] T. Deliyannis, Y. Sun, and J. K. Fidler, *Continuous-time Active Filter Design*, CRC press, Florida, USA, 1999.
- [11] Y. Sun and J. K. Fidler, "OTA-C realization of general high-order transfer functions", Electron. Lett., Vol. 29, pp. 1057-1058, 1993.
- [12] Y. Sun and J. K. Fidler, "Structure generation and design of multiple loop feedback OTA-grounded capacitor filters", IEEE Trans. Circuits Syst., Vol. 44, No. 1, pp. 1-11, Jan. 1997.
- [13] Y. Sun and J. K. Fidler, "Synthesis and performance analysis of universal minimum component integrator-based IFLF OTA-grounded capacitor filter", IEE Proc.-Circuits Devices Syst., Vol. 143, No. 2, pp. 107-114, April 1996.
- [14] A. I. Zverev, *Handbook for Filter Synthesis*, Wiley, New York, 1967.
- [15] Y. Sun and J. K. Fidler, "Fully-balanced structures of continuous-time MLF OTA-C filters", Proc. IEEE Int. Conf. Electronics, Circuits and Systems, pp. 157-160, Portugal, 1998.