

A CMOS 650 MHz Seventh-order Current-Mode 0.05° Equiripple Linear Phase Filter

Xi Zhu, Yichuang Sun, and James Moritz
School of EC&EE
University of Hertfordshire,
Hatfield, Herts, AL10 9AB, UK
X.Zhu@herts.ac.uk

Abstract: Read/write channels for hard disk drives (HDD) require high-frequency continuous time filters (CTF) [1-5]. A 650 MHz current-mode seventh-order 0.05° equiripple linear phase low-pass filter for computer hard disk read/write channels with data rates up to 1Gbit/s is presented in this paper. It is implemented in CMOS using a leap-frog multiple loop feedback structure. The operational transconductance amplifier (OTA) used is based on a differential pair and uses source degeneration to achieve linearization and tuning. Simulated using a standard 0.18 μm CMOS process, the dynamic range at 1% THD of the filter is 48dB, cut-off frequency can be tuned from 590MHz to 690MHz, group delay ripple is about 5%, and power consumption is 370mW from supply voltage of 2.5V.

I. INTRODUCTION

Read/write channels for hard disk drives (HDD) require high-frequency continuous time filters (CTF). Currently, the HDD industry is continually developing disk drives with higher data transfer rates, requiring filters with high cut-off frequencies and simultaneously achieving small group delay variation and low noise, together with improved power efficiency. As an approximate rule, for data rates up to 1 Gb/s, a filter with a cut-off frequency of at least 600MHz in the UHF frequency range is required. For technological and economic reasons, pure CMOS digital IC technologies are currently overwhelmingly favoured for both digital and analogue design. However, designing filters operating at very high frequencies in pure CMOS processes is a major challenge, because CMOS devices have a low current driving capability, which is a drawback for high speed applications.

The filter structure and design methods play an important role in the overall performance of OTA-C filters. Different architectures can result in significant performance differences for implementation of a given filter response. Design methods for high-order active filters including the cascade, LC ladder simulation, and multiple loop feedback (MLF) are well established [1-8]. The main drawback of the cascade realization is high sensitivity to filter parameter variations and component tolerances. LC ladder derived OTA-C filters have received considerable attention mainly due to the fact that they have the same low sensitivity as their original passive LC

prototypes, but non-imaginary-zeros in the response cannot be realized. MLF active filters are attractive in the sense that they have low sensitivity compared to cascade topologies, and they can realize arbitrary transmission zeros. Compared to the cascade and ladder simulation methods, MLF OTA-C topologies require fewer OTAs in certain realizations of filter functions. MLF OTA-C structures offer reduced parasitic effects and simplify IC implementation, as they use only grounded capacitors. The ability to realize arbitrary zeros with these filters makes them suitable for adaptive equalization applications. Note that MLF active filters have an intrinsic drawback in that their global feedback loops introduce hard-to-minimize phase errors, which severely affect the filter frequency responses. Therefore, it is a challenging task to design an OTA suitable for a UHF MLF filter.

None of the proposed linear phase lowpass filters in the literature are based on current-mode structures. Theoretically, current-mode filters can achieve higher cut-off frequency than their voltage-mode counterparts. This paper presents a current-mode seventh-order 0.05° equiripple linear phase lowpass filter design, including a gain-boost function.

The paper is organized as follows: The OTA architecture is described in Section II. In Section III, the filter structure and synthesis is given. Simulation results and conclusions are given in Sections IV and V respectively.

II. OTA DESIGN

For a UHF filter application, the transistor must be able to closely approximate an ideal voltage-to-current converter at high frequencies, with minimal parasitic phase shifts. The use of small load capacitors is necessary; parasitic capacitors are typically a large proportion of the total capacitance and limit the lowest value of transconductance which can be used, since the time constant τ is equal to C/g_m . Increasing the total transconductance value can reduce the effect of parasitics, but also results in increased power consumption. The need to maintain low levels of noise and total harmonic distortion (THD) in order to achieve adequate dynamic range (DR) also needs to be considered in the




Figure 2 7th-order linear phase filter with gain boost structure

The normalized characteristic of the seventh-order 0.05° equiripple linear phase response, including the real zeros at the cut-off frequency, is given by:

$$H_d(s) = (s^2 - 1)/D(s) \quad (4)$$

Where

$$D(s) = 0.055617s^7 + 0.291094s^6 + 1.095656s^5 + 2.554179s^4 + 4.255922s^3 + 4.676709s^2 + 3.176156s + 1$$

The filter output with gain boost is taken from OTA g_{a7} . Note that the same filter response without gain boost is also available from the output of g_7 . The overall transfer function of the circuit with gain boost can be derived as

$$H(s) = I_{out}/I_{in} = N(s)/D(s) \quad (5)$$

Where

$$N(s) = \alpha_5 \tau_6 \tau_7 s^2 + (\alpha_5 + \alpha_7)$$

$$D(s) = \tau_1 \tau_2 \tau_3 \tau_4 \tau_5 \tau_6 \tau_7 s^7 + \tau_2 \tau_3 \tau_4 \tau_5 \tau_6 \tau_7 s^6 + (\tau_1 \tau_2 \tau_3 \tau_4 \tau_5 + \tau_1 \tau_2 \tau_3 \tau_4 \tau_7 + \tau_1 \tau_2 \tau_3 \tau_6 \tau_7 + \tau_1 \tau_2 \tau_5 \tau_6 \tau_7 + \tau_1 \tau_4 \tau_5 \tau_6 \tau_7 + \tau_3 \tau_4 \tau_5 \tau_6 \tau_7) s^5 + (\tau_2 \tau_3 \tau_4 \tau_5 + \tau_2 \tau_3 \tau_4 \tau_7 + \tau_2 \tau_3 \tau_6 \tau_7 + \tau_2 \tau_5 \tau_6 \tau_7 + \tau_4 \tau_5 \tau_6 \tau_7) s^4 + (\tau_1 \tau_2 \tau_3 + \tau_1 \tau_2 \tau_5 + \tau_1 \tau_2 \tau_7 + \tau_1 \tau_4 \tau_5 + \tau_1 \tau_4 \tau_7 + \tau_1 \tau_6 \tau_7 + \tau_3 \tau_4 \tau_5 + \tau_3 \tau_4 \tau_7 + \tau_3 \tau_6 \tau_7 + \tau_5 \tau_6 \tau_7) s^3 + (\tau_2 \tau_3 + \tau_2 \tau_5 + \tau_2 \tau_7 + \tau_4 \tau_5 + \tau_4 \tau_7 + \tau_6 \tau_7) s^2 + (\tau_1 + \tau_3 + \tau_5 + \tau_7) s + 1$$

The design formulae for the filter can be obtained by coefficient matching [9, 10]. The resulting pole and zero parameters are:

$$\tau_1=0.19106, \tau_2=0.47905, \tau_3=0.64409, \tau_4=0.74214, \tau_5=0.84224, \tau_6=1.00706, \tau_7=1.49877, \alpha_5=0.662536, \alpha_7=0.337464. \quad (6)$$

The filter is designed with identical unit OTAs using the CMOS OTA cell of Figure 1, with transconductance selected as 5.5mS. The cut-off frequency of the filter is designed for 650 MHz. Using the computed parameter values in (6), the capacitance values can be calculated, but the parasitic capacitance at the OTA input and output nodes must also be

taken into account. After corrections for parasitic capacitance have been made, the actual capacitances are as listed below:

$$C_1=C_8=0.2\text{pF}, C_2=C_9=0.7\text{pF}, C_3=C_{10}=1\text{pF}, C_4=C_{11}=1.2\text{pF}, C_5=C_{12}=1.3\text{pF}, C_6=C_{13}=1.6\text{pF}, C_7=C_{14}=2.5\text{pF}.$$

IV. SIMULATION RESULTS

The OTAs and filter were designed and simulated using BSIM 3v3 Spice models for a TSMC 0.18μm CMOS process [11]. The simulated DC transfer function and small-signal AC response for the OTA are shown in Figures 3 and 4, respectively.




Figure3 Simulated DC responses of OTA with different bias currents




Figure 4 Simulated AC responses of OTA with different bias currents




Figure 5 Magnitude response of proposed filter




Figure 6 Group delay response of proposed filter

Figure 5 shows the magnitude response of the filter with and without gain boost. As can be seen, the gain boost of the filter is 5dB at the cut-off frequency. By varying the bias current I_1 of the unit OTA cell, the tuning range of cut-off frequency without gain boost is 590-690MHz. The total power consumption of the filter is 370mW. The dynamic range is 48dB with 1% THD at $f_c=650$ MHz. The filter phase response is fairly linear, as can be seen from Figure 6. The group delay ripple of filter for $f_c/5 \leq f \leq 1.4 f_c$ is approximately 5% over the whole tuning range. This is well within the limit of the read channel filter specification. A performance comparison of the proposed filter with other designs in the literature is given in Table 1.

V. CONCLUSIONS

A CMOS 650MHz current-mode seventh-order linear phase leap-frog filter with 5dB gain boost has been described. A linear OTA using a source degeneration topology with a typically large transconductance has been used. Simulation results using models for a 2.5V 0.18 μ m CMOS process yield a

cut-off frequency tuning range of 590-690MHz, dynamic range of 48dB, and group delay ripple of 4.5%. This UHF current-mode LF filter is therefore well suited to hard disk read channel applications.

REFERENCES

- [1] G. Bollati, S. Marchese, M. Demicheli, and R. Castello, "An eighth-order CMOS low-pass filter with 30-120 MHz tuning range and programmable boost," IEEE Journal of Solid-State Circuits, Vol.36, No 7, July 2001
- [2] P. Pandey, J. S. Martinez, and X. Liu, "A CMOS 140mW fourth-order continuous-time low-pass filter stabilized with a class AB common-mode feedback operating at 550 MHz," IEEE J. Solid-State Circuits, Vol. 53, No. 4, pp. 811-820, April, 2006
- [3] D. H. Chiang and R. Schaumann, "A CMOS fully-balanced continuous-time IFLF filter design for read/write channels," IEEE Proc. ISCAS, Vol.1, pp. 167-170, May 1996.
- [4] M. Hasan and Y. Sun, "A 2V 0.25 μ m CMOS fully-differential seventh-order equiripple linear phase LF filter," Proc. IEEE ISCAS, Japan, May 2005.
- [5] H. W. Su and Y. Sun, "A CMOS 100MHz continuous-time seventh-order 0.05° equiripple linear phase leap frog multiple loop feedback Gm-C filter," Proc. IEEE ISCAS, Vol.2, pp. 17-20, May 2002
- [6] I. Mehr and D. R. Welland, "A CMOS continuous-time Gm-C filter for PRML read channel applications at 150Mb/s and beyond," IEEE J. Solid-State Circuits, Vol. 32, No. 4, pp.499-513, April 1997
- [7] F. Krummenacher and N. Joehl, "A 4-MHz CMOS continuous-time filter with on-chip automatic tuning," IEEE J. Solid-State Circuits, Vol. 23, No.16, June 1988
- [8] F. Rezzi, A. Baschiroto, and R. Castello, "A 3V 12-55 MHz BiCMOS pseudo-differential continuous-time filter," IEEE Trans. Circ. Syst.-I, Vol.42, No. 11, pp. 896-903, November 1995
- [9] Y. Sun and J. K. Fidler, "General current-mode MLF MO-OTA-C filters," Proc. ECCTD, Vol.2, pp. 803-805, Italy, Aug. 1999
- [10] Y. Sun and J. K. Fidler, "Current-mode OTA-C realisation of arbitrary filter characteristics," Elec Lett, Vol. 32, No. 13, 1996
- [11] The MOSIS Service, "Wafer Electrical Test Date and SPICE Model Parameters" <http://www.mosis.org/test/>

Table 1 The comparison with other linear phase lowpass filter

Parameters	Specifications				
	[1]	[2]	[4]	[5]	This work
Reference	[1]	[2]	[4]	[5]	This work
Filter_Conf.	Cascade	Cascade	VM LF	VM LF	CM LF
Range MHz	30-120	550	50-150	100	590-690
GDR	3%	4%	4.50%	7%	4.5%
DR	45dB	50dB	65dB	55dB	48dB
PC mW	120	140	216	322	370
P. Supply	2.5V	3.3V	2.5V	5V	2.5V
CMOS Tech.	0.25um	0.35um	0.25um	0.25um	0.18um

GDR = group delay ripple; DR = dynamic range; PC = power consumption
VM = voltage-mode; CM = current-mode