Show simple item record

dc.contributor.authorTrainis, S.A.
dc.contributor.authorFindlay, P.
dc.contributor.authorSteven, G.B.
dc.contributor.authorAdams, R.G.
dc.contributor.authorMcHale, D.
dc.date.accessioned2009-07-27T08:58:36Z
dc.date.available2009-07-27T08:58:36Z
dc.date.issued1992
dc.identifier.citationTrainis , S A , Findlay , P , Steven , G B , Adams , R G & McHale , D 1992 , ' iHARP a Multiple Instruction Issue Processor Chip Incorporating RISC and VLIW Design Features ' , Microelectronics Journal , vol. 23 , no. 2 , pp. 115-119 . https://doi.org/10.1016/0026-2692(92)90043-Z
dc.identifier.issn0026-2692
dc.identifier.otherPURE: 89576
dc.identifier.otherPURE UUID: 84da7c22-e329-4330-a75c-9ba22a194cde
dc.identifier.otherdspace: 2299/3723
dc.identifier.otherScopus: 0026850768
dc.identifier.urihttp://hdl.handle.net/2299/3723
dc.descriptionOriginal article can be found at : http://www.sciencedirect.com/science/journal/00262692 Copyright Elsevier Ltd. DOI: 10.1016/0026-2692(92)90043-Z [Full text of this article is not available in the UHRA]
dc.description.abstractRISC (Reduced Instruction Set Computers) processors have established an impressive performance standard by executing one instruction in each processor cycle. More recently, VLIW (Very Long Instruction Word) and superscalar architectures have attempted to improve processor performance by fetching and dispatching multiple instructions in each cycle. This paper presents the Hatfield Advanced RISC Processor (iHARP). iHARP is a parallel pipelined reduced instructions set processor that is currently under development at Hatfield Polytechnic. Earlier work at Hatfield centred around the design of an abstract HARP architectural model [1]. iHARP is a physical realisation of the HARP architectural model within the constraints of a single VLSI chip. The major aim of the HARP project is to develop a VLIW RISC processor capable of executing more than one instruction per clock cycle.en
dc.language.isoeng
dc.relation.ispartofMicroelectronics Journal
dc.titleiHARP a Multiple Instruction Issue Processor Chip Incorporating RISC and VLIW Design Featuresen
dc.contributor.institutionSchool of Computer Science
dc.description.statusPeer reviewed
rioxxterms.versionofrecordhttps://doi.org/10.1016/0026-2692(92)90043-Z
rioxxterms.typeJournal Article/Review
herts.preservation.rarelyaccessedtrue


Files in this item

FilesSizeFormatView

There are no files associated with this item.

This item appears in the following Collection(s)

Show simple item record