Show simple item record

dc.contributor.authorWilliams, F.L.
dc.contributor.authorSteven, G.B.
dc.date.accessioned2010-06-16T14:23:54Z
dc.date.available2010-06-16T14:23:54Z
dc.date.issued1990
dc.identifier.citationWilliams , F L & Steven , G B 1990 , Address and data register separation of the M68000 family . UH Computer Science Technical Report , vol. 102 , University of Hertfordshire .
dc.identifier.otherdspace: 2299/4576
dc.identifier.urihttp://hdl.handle.net/2299/4576
dc.description.abstractOn the M68000 registers are partitioned into eight data registers and eight address registers. Many authors consider this division to be a breakdown in instruction set orthogonality and a major shortcoming of the M68000 architecture. However, an investigation at Hatfield Polytechnic into the impact of instruction set orthogonality on compiler code generation found that, in practice, this register division was not a problem. FLEC, and Hatfield Polytechnic research compiler, which compiles a subset of Modula-2 onto the M68000, was written to assist in this investigation. Our observations are derived from our experience while writing FLEC.en
dc.format.extent715170
dc.language.isoeng
dc.publisherUniversity of Hertfordshire
dc.relation.ispartofseriesUH Computer Science Technical Report
dc.titleAddress and data register separation of the M68000 familyen
dc.contributor.institutionSchool of Computer Science
rioxxterms.typeOther
herts.preservation.rarelyaccessedtrue


Files in this item

Thumbnail

This item appears in the following Collection(s)

Show simple item record