Show simple item record

dc.contributor.authorCollins, R.
dc.date.accessioned2010-08-18T10:55:43Z
dc.date.available2010-08-18T10:55:43Z
dc.date.issued1993
dc.identifier.citationCollins , R 1993 , Developing a simulator for the Hatfield Superscalar processor . UH Computer Science Technical Report , vol. 172 , University of Hertfordshire .
dc.identifier.otherPURE: 98287
dc.identifier.otherPURE UUID: c55ad9c0-fcab-402a-8eae-064d93a598f9
dc.identifier.otherdspace: 2299/4791
dc.identifier.urihttp://hdl.handle.net/2299/4791
dc.description.abstractResearchers at the University of Hertfordshire's department of Computer Science are currently investigating the possibility of scheduling code at compile time for a new family of superscalar processors. This project has two main elements, the first being the specification of the architectural model for the superscalar processors and the development of a parametrised Superscalar Simulator program. The second element is an Instruction Scheduler program that will apply a global scheduling algorithm to the superscalar source assembly code. The overall objective of the project is increase and exploit the amount of instruction-level parallelism available by applying scheduling techniques at compile time, rather than by using the processor's hardware at run time. This report deals specifically with the design and development of the Superscalar Simulator program and gives a detailed explanation of the main features of the architectural model adopted.en
dc.language.isoeng
dc.publisherUniversity of Hertfordshire
dc.relation.ispartofseriesUH Computer Science Technical Report
dc.titleDeveloping a simulator for the Hatfield Superscalar processoren
dc.contributor.institutionSchool of Computer Science
dc.relation.school
dcterms.dateAccepted1993
rioxxterms.typeOther
herts.preservation.rarelyaccessedtrue


Files in this item

Thumbnail

This item appears in the following Collection(s)

Show simple item record