Search
Now showing items 1-1 of 1
A superscalar architecture to exploit instruction level parallelism
(1997-03-17)
If a high-performance superscalar processor is to realise its full potential, the compiler must re-order or schedule the object code at compile time. This scheduling creates groups of adjacent instructions that are independent ...