dc.contributor.author | Kadlec, A. | |
dc.contributor.author | Kirner, Raimund | |
dc.contributor.author | Puschner, P. | |
dc.date.accessioned | 2011-08-17T09:01:12Z | |
dc.date.available | 2011-08-17T09:01:12Z | |
dc.date.issued | 2010 | |
dc.identifier.citation | Kadlec , A , Kirner , R & Puschner , P 2010 , Avoiding timing anomalies using code transformations . in In : Proceedings of the 13th IEEE International Symposium on Object-oriented Real-time distributed Computing (ISORC'10) . Institute of Electrical and Electronics Engineers (IEEE) , pp. 123-132 . https://doi.org/10.1109/ISORC.2010.27 | |
dc.identifier.isbn | 978-1-4244-7083-9 | |
dc.identifier.uri | http://hdl.handle.net/2299/6268 | |
dc.description | “This material is presented to ensure timely dissemination of scholarly and technical work. Copyright and all rights therein are retained by authors or by other copyright holders. All persons copying this information are expected to adhere to the terms and constraints invoked by each author's copyright. In most cases, these works may not be reposted without the explicit permission of the copyright holder." “Copyright IEEE. Personal use of this material is permitted. However, permission to reprint/republish this material for advertising or promotional purposes or for creating new collective works for resale or redistribution to servers or lists, or to reuse any copyrighted component of this work in other works must be obtained from the IEEE.” | |
dc.description.abstract | Divide-and-conquer approaches to worst-case execution-time analysis (WCET analysis) pose a safety risk when applied to code for complex modern processors: Interferences between the hardware acceleration mechanisms of these processors lead to timing anomalies, i.e., a local timing change causes an either larger or inverse change of the global timing. This phenomenon may result in dangerous WCET underestimation. This paper presents intermediate results of our work on strategies for eliminating timing anomalies. These strategies are purely based on the modification of software, i.e., they do not require any changes to hardware. In an effort to eliminate the timing anomalies originating from the processor's out-of-order instruction pipeline, we explored different methods of inserting instructions in the program code that render the dynamic instruction scheduler inoperative. We explain how the proposed strategies remove the timing anomalies caused by the pipeline. In the absence of working solutions for timing analysis for these complex processors, we chose portable metrics from compiler construction to assess the properties of our algorithms. | en |
dc.format.extent | 10 | |
dc.format.extent | 314998 | |
dc.language.iso | eng | |
dc.publisher | Institute of Electrical and Electronics Engineers (IEEE) | |
dc.relation.ispartof | In : Proceedings of the 13th IEEE International Symposium on Object-oriented Real-time distributed Computing (ISORC'10) | |
dc.subject | timing anomalies | |
dc.subject | worst case execution time | |
dc.subject | worst case execution time (WCET) analysis | |
dc.subject | hard real time | |
dc.subject | code transformations | |
dc.subject | compliers | |
dc.title | Avoiding timing anomalies using code transformations | en |
dc.contributor.institution | Centre for Computer Science and Informatics Research | |
dc.contributor.institution | Department of Computer Science | |
dc.contributor.institution | School of Physics, Engineering & Computer Science | |
dc.contributor.institution | Centre for Future Societies Research | |
rioxxterms.versionofrecord | 10.1109/ISORC.2010.27 | |
rioxxterms.type | Other | |
herts.preservation.rarelyaccessed | true | |