Show simple item record

dc.contributor.authorPuschner, P.
dc.contributor.authorKirner, Raimund
dc.contributor.editorNakajima, T.
dc.contributor.editorKim, M.H.
dc.date.accessioned2011-08-17T09:01:20Z
dc.date.available2011-08-17T09:01:20Z
dc.date.issued2003
dc.identifier.citationPuschner , P & Kirner , R 2003 , Avoiding timing problems in real-time software . in T Nakajima & M H Kim (eds) , Procs of IEEE Workshop on Software Technologies for Future Embedded Systems . IEEE , pp. 75-78 , IEEE Workshop on Software Technologies for Future Embedded Systems (WSTFES 2003) , HAKODATE , 15/05/03 . https://doi.org/10.1109/WSTFES.2003.1201365
dc.identifier.citationconference
dc.identifier.isbn0-7695-1937-7
dc.identifier.otherPURE: 323072
dc.identifier.otherPURE UUID: ed830546-3d34-46bd-88a8-4c4283a2a2ac
dc.identifier.otherWOS: 000183282500017
dc.identifier.otherScopus: 33847782971
dc.identifier.urihttp://hdl.handle.net/2299/6273
dc.description“This material is presented to ensure timely dissemination of scholarly and technical work. Copyright and all rights therein are retained by authors or by other copyright holders. All persons copying this information are expected to adhere to the terms and constraints invoked by each author's copyright. In most cases, these works may not be reposted without the explicit permission of the copyright holder." “Copyright IEEE. Personal use of this material is permitted. However, permission to reprint/republish this material for advertising or promotional purposes or for creating new collective works for resale or redistribution to servers or lists, or to reuse any copyrighted component of this work in other works must be obtained from the IEEE.”
dc.description.abstractTo safely establish the correct timing of a real-time processing node, adequate architectural structures have to be used. This refers to the hardware architecture of the processing node as well as the software architecture of its operating system and application software. This paper presents architectures that allow for a well structured and simple timing analysis. First, it presents solutions for cleanly splitting the overall timing analysis into schedulability analysis and task worst-case execution time analysis. Second, it presents a programming strategy that yields software that is highly temporally predictable and easy to analyze for its worst-case execution time.en
dc.format.extent4
dc.language.isoeng
dc.publisherIEEE
dc.relation.ispartofProcs of IEEE Workshop on Software Technologies for Future Embedded Systems
dc.rightsOpen
dc.titleAvoiding timing problems in real-time softwareen
dc.contributor.institutionScience & Technology Research Institute
dc.contributor.institutionSchool of Computer Science
dc.relation.schoolSchool of Computer Science
dc.description.versiontypeFinal Accepted Version
dcterms.dateAccepted2003
rioxxterms.versionAM
rioxxterms.versionofrecordhttps://doi.org/10.1109/WSTFES.2003.1201365
rioxxterms.typeOther
herts.preservation.rarelyaccessedtrue
herts.rights.accesstypeOpen


Files in this item

Thumbnail

This item appears in the following Collection(s)

Show simple item record