dc.contributor.author | Wenzel, I. | |
dc.contributor.author | Kirner, Raimund | |
dc.contributor.author | Puschner, P. | |
dc.contributor.author | Rieder, B. | |
dc.contributor.editor | Cai, KY | |
dc.contributor.editor | Ohnishi, A | |
dc.contributor.editor | Lau, MF | |
dc.date.accessioned | 2011-08-22T09:01:23Z | |
dc.date.available | 2011-08-22T09:01:23Z | |
dc.date.issued | 2005 | |
dc.identifier.citation | Wenzel , I , Kirner , R , Puschner , P & Rieder , B 2005 , Principles of timing anomalies in superscalar processors . in KY Cai , A Ohnishi & MF Lau (eds) , In: Procs of Fifth International Conference on Quality Software : QSIC 2005 . Institute of Electrical and Electronics Engineers (IEEE) , pp. 295-303 , 5th International Conference on Quality Software (QSIC 2005) , Melbourne , 19/09/05 . https://doi.org/10.1109/QSIC.2005.49 | |
dc.identifier.citation | conference | |
dc.identifier.isbn | 0-7695-2472-9 | |
dc.identifier.uri | http://hdl.handle.net/2299/6333 | |
dc.description | “This material is presented to ensure timely dissemination of scholarly and technical work. Copyright and all rights therein are retained by authors or by other copyright holders. All persons copying this information are expected to adhere to the terms and constraints invoked by each author's copyright. In most cases, these works may not be reposted without the explicit permission of the copyright holder." “Copyright IEEE. Personal use of this material is permitted. However, permission to reprint/republish this material for advertising or promotional purposes or for creating new collective works for resale or redistribution to servers or lists, or to reuse any copyrighted component of this work in other works must be obtained from the IEEE.” | |
dc.description.abstract | The counter-intuitive timing behavior of certain features in superscalar processors that cause severe problems for existing worst-case execution time analysis (WCET) methods is called timing anomalies. In this paper, we identify structural sources potentially causing timing anomalies in superscalar pipelines. We provide examples for cases where timing anomalies can arise in much simpler hardware architectures than commonly supposed (i.e., even in hardware containing only in-orderfunctional units). We elaborate the general principle behind timing anomalies and propose a general criterion (resource allocation criterion) that provides a necessary (but not sufficient) condition for the occurrence of timing anomalies in a processor. This principle allows to state the absence of timing anomalies for a specific combination of hardware and software and thus forms a solid theoretic foundation for the time-predictable execution of real-time software on complex processor hardware. | en |
dc.format.extent | 9 | |
dc.format.extent | 206571 | |
dc.language.iso | eng | |
dc.publisher | Institute of Electrical and Electronics Engineers (IEEE) | |
dc.relation.ispartof | In: Procs of Fifth International Conference on Quality Software | |
dc.title | Principles of timing anomalies in superscalar processors | en |
dc.contributor.institution | Centre for Computer Science and Informatics Research | |
dc.contributor.institution | Department of Computer Science | |
dc.contributor.institution | School of Physics, Engineering & Computer Science | |
dc.contributor.institution | Centre for Future Societies Research | |
rioxxterms.versionofrecord | 10.1109/QSIC.2005.49 | |
rioxxterms.type | Other | |
herts.preservation.rarelyaccessed | true | |