Show simple item record

dc.contributor.authorZhu, X.
dc.contributor.authorSun, Y.
dc.contributor.authorMoritz, J.
dc.date.accessioned2012-01-04T17:01:09Z
dc.date.available2012-01-04T17:01:09Z
dc.date.issued2007
dc.identifier.citationZhu , X , Sun , Y & Moritz , J 2007 , A CMOS 650 MHz seventh-order current-mode 0.05° equiripple linear phase filter . in Procs 50th IEEE Int Midwest Symposium on Circuits & Systems . vol. 2007 , IEEE , pp. 167-170 . DOI: 10.1109/MWSCAS.2007.4488563
dc.identifier.isbn978-1-4244-1175-7
dc.identifier.otherPURE: 510520
dc.identifier.otherPURE UUID: 752c4f9b-d285-44e8-8a01-cd538f0a3cd1
dc.identifier.otherdspace: 2299/4746
dc.identifier.otherScopus: 51449123860
dc.identifier.urihttp://hdl.handle.net/2299/7599
dc.description“This material is presented to ensure timely dissemination of scholarly and technical work. Copyright and all rights therein are retained by authors or by other copyright holders. All persons copying this information are expected to adhere to the terms and constraints invoked by each author's copyright. In most cases, these works may not be reposted without the explicit permission of the copyright holder." “Copyright IEEE. Personal use of this material is permitted. However, permission to reprint/republish this material for advertising or promotional purposes or for creating new collective works for resale or redistribution to servers or lists, or to reuse any copyrighted component of this work in other works must be obtained from the IEEE.”
dc.description.abstractRead/write channels for hard disk drives (HDD) require high-frequency continuous time filters (CTF). A 650 MHz current-mode seventh-order 0.05deg equiripple linear phase low-pass filter for computer hard disk read/write channels with data rates up to 1 Gbit/s is presented in this paper. It is implemented in CMOS using a leap-frog multiple loop feedback structure. The operational transconductance amplifier (OTA) used is based on a differential pair and uses source degeneration to achieve linearization and tuning. Simulated using a standard 0.18 mum CMOS process, the dynamic range at 1% THD of the filter is 48 dB, cut-off frequency can be tuned from 590 MHz to 690 MHz, group delay ripple is about 5%, and power consumption is 370 mW from supply voltage of 2.5 V.en
dc.language.isoeng
dc.publisherIEEE
dc.relation.ispartofProcs 50th IEEE Int Midwest Symposium on Circuits & Systems
dc.rights/dk/atira/pure/core/openaccesspermission/open
dc.titleA CMOS 650 MHz seventh-order current-mode 0.05° equiripple linear phase filteren
dc.contributor.institutionSchool of Engineering and Technology
dc.relation.schoolSchool of Engineering and Technology
dc.description.versiontypeFinal Published version
rioxxterms.versionVoR
rioxxterms.versionofrecordhttps://doi.org/10.1109/MWSCAS.2007.4488563
herts.preservation.rarelyaccessedtrue
herts.rights.accesstypeopenAccess


Files in this item

Thumbnail

This item appears in the following Collection(s)

Show simple item record