Time-predictable task preemption for real-time systems with direct-mapped instruction cache

Kirner, Raimund and Puschner, Peter (2007) Time-predictable task preemption for real-time systems with direct-mapped instruction cache. In: 10th IEEE International Symposium on Object and Component-Oriented Real-Time Distributed Computing, 2007-05-07 - 2007-05-09.
Copy

Modern processors used in embedded systems are becoming increasingly powerful, having features like caches and pipelines to speedup execution. While execution speed of embedded software is generally increasing, it becomes more and more complex to verify the correct temporal behavior of software, running on this high-end embedded computer systems. To achieve time-predictability the authors introduced a very rigid software execution model with distribution being realized based on the time-triggered communication model. In this paper we analyze the time-predictability of a preempting task-activation, running on a hardware with direct-mapped instruction caches. As one result we analyze why a task-preemption driven by a clock interrupt is not suitable to guarantee time-predictability. As a second result, we present a time-predictable task-preemption driven by an instruction counter.


picture_as_pdf
905623.pdf
subject
Submitted Version

View Download

EndNote BibTeX Reference Manager Refer Atom Dublin Core RIOXX2 XML OpenURL ContextObject in Span MODS METS Data Cite XML MPEG-21 DIDL OpenURL ContextObject HTML Citation ASCII Citation
Export

Downloads