A Parallel Pipelined Processor with Conditional Instruction Execution

Adams, R.G. and Steven, G.B. (1991) A Parallel Pipelined Processor with Conditional Instruction Execution. Computer Architecture News, 19 (1). pp. 135-142. ISSN 0163-5964
Copy

In a recent paper by Smith, Lam and Horowitz [1] the concept of 'boosting' was introduced, where instructions from one of the possible instruction streams following a conditional branch were scheduled by the compiler for execution in the basic block containing the branch itself. This paper describes how code from both instruction streams following a conditional branch can be considered for execution in the basic block containing the branch. Branch conditions are stored in Boolean registers and all instructions are conditionally executed based on the value in a Boolean register. The two instruction streams can therefore be executed on complementary values of the same Boolean register.


picture_as_pdf
900002.pdf

View Download

EndNote BibTeX Reference Manager Refer Atom Dublin Core OPENAIRE RIOXX2 XML METS Data Cite XML OpenURL ContextObject ASCII Citation OpenURL ContextObject in Span HTML Citation MPEG-21 DIDL MODS
Export

Downloads