An introduction to the Hatfield superscalar architecture

Steven, G.B., Christianson, B., Collins, R., Potter, R. and Steven, F.L. (1996) An introduction to the Hatfield superscalar architecture. UH Computer Science Technical Report . University of Hertfordshire.
Copy

If a high-performance superscalar processor is to realise its full potential, the complier must re-order or schedule the object code at compile time. This scheduling creates groups of adjacent instructions that are independent and which therefore can be issued and executed in parallel at run time. This paper provides an overview of the Hatfield Superscalar Architecture (HSA), a multiple-instruction-issue architecture developed at the University of Hertfordshire to support the development of high-performance instruction schedulers. The long-term objective of the HSA is to develop the scheduling technology to realise an order of magnitude performance improvement over traditional RISC designs. The paper also presents results from the first HSA instruction scheduler that currently achieves a speedup of over three compared to a classic RISC processor.


picture_as_pdf
CSTR+253.pdf

View Download

Atom BibTeX OpenURL ContextObject in Span OpenURL ContextObject Dublin Core MPEG-21 DIDL Data Cite XML EndNote HTML Citation METS MODS RIOXX2 XML Reference Manager Refer ASCII Citation
Export

Downloads